



Lynx: A scalable solution utilising FPGAs for high performance data processing

Part B: Firmware & Software Development
December 2009

CSIR DPSS Presentation by Richard Focke

Experimental Radar Systems Team

Firmware / Software Developer



Introduction: Goals of my Presentation

- Background on firmware
- Demonstrate our design
- Showcase novel concepts
- Not only applicable to radar
- Possible issues





Part B: Firmware & Software Development Topics

1. **FPGA Firmware Background**
2. System Design Goals
3. Board Support Package
4. BSP Enabling Systems
5. Data Processing Firmware
6. Development Issues



1. What is FPGA Firmware?






1. HDL Uses


- HDL for hardware **simulation** only
 - Model 3rd party hardware
 - Test bench for functional verification
 - Read and write files
 - Dynamic structures
- HDL for FPGA **firmware** (or ASIC)
 - Not all language features
 - Register transfer level (RTL)
 - Model basic FPGA blocks
 - Instantiate advanced FPGA blocks



Part B: Firmware & Software Development Topics


1. FPGA Firmware Background
2. System Design Goals







2. System Design Goals

- Adaptability & Scalability
- All FPGAs one processing space
- Migrate-able functions
- Decoupled hardware interfaces
- Functional independence
- Software: generic adaptable
- Consistent software interface
- Independent of processing flow




Part B: Firmware & Software Development Topics

1. FPGA Firmware Background
2. System Design Goals
- 3. Board Support Package**



4. Board Support Package (BSP)

- Make in-house boards usable
- Appropriate BSP crucial
 - Memory
 - Communications
 - Control
 - Monitoring
 - Real-time data viewing
 - Real-time data capture
- BSP abstract FPGA
 - Constrains function
 - Not dictate design





3. BSP Components

- Components of the BSP:
 - Firmware wrapper (Processing FPGAs)
 - System controller (SCON)
 - RSP controller (RSPCON)
 - CCM FPGA
- Extra systems:
 - Display processor (DIP)
 - Data Acquisition Processor (DAP)





3. BSP Firmware Wrapper






3. BSP Control Interface






3. BSP Dynamic Memory Map

- Command Interpretation
 - Address **translation** on each layer
 - Group **size** and **implementation**
- System Usability
 - Able to **determine the meaning** of each group
 - Can **apply a template** to define registers
 - **Search** for and use any register in any group
 - Rescan can **automatically** pick-up changes






3. BSP High-speed data interface

- Based on Xilinx RocketIO
 - Utilising Xilinx Aurora (free)
 - SerialRapidIO, PCIe, 10GBE & FibreChannel
- Combine two RocketIO channels 6.4 Gbps
 - Carry 128-bit data at 40 MHz (640 MBps)
 - Potentially can combine up to 8 links!
 - Data conveyed as bursts with headers.




3. BSP External Interfaces






Part B: Firmware & Software Development Topics

1. FPGA Firmware Background
2. System Design Goals
3. Board Support Package
4. **BSP Enabling Systems**





4. System Controller (SCON) Overview

- Control Software Application for signal processor
- Architecture
 - Layered OO design using C++ Builder (Windows)



- Role
 - User interface for the signal processor
 - RSP Setup, Control, Monitoring and BIT
 - Centralised Facility Mode and Status Indication
 - Developed in-house



4. SCON Features



- High level of **re-configurability using XML**
 - Add extra processing functions
 - No recompile necessary
- **Extensible event-driven OO framework**
 - Add new software functionality
- Highly **multi-threaded design** allows multiple concurrent background and foreground tasks



4. SCON Reconfigure-ability


- VME Boards
- Memory Map in XML format (Gateway to Hardware)

```
<Register Name="STATUS_REGISTER" Address="0x00000000"/>
```
- Static Memory Map
 - Board level registers
 - Parsed after VME discovery process
- Dynamic Memory Map (TLV representation)
 - Discovery process:
 - Read TLV-type registers of function
 - XMLs parsed based on structure and type value.
 - Rediscovery when:
 - New Firmware Component added
 - Firmware Component changes






4. SCON GUI Types

- Static design-time GUI




- XML-Based Dynamic GUI






4. Ethernet-VME Bridge




- RSPCON - COTS Single-board VME PC
 - Ethernet Messages ↔ VME Transactions
 - Decouples SCON from VME standard
 - Runs on VxWorks
- CCM – Configuration Control and Monitoring FPGA
 - VME Transactions ↔ LVDS (or GBE ↔ LVDS)
 - Monitors hardware
 - Configures FPGAs
 - Determines placement of functions on FPGAs (Dynamic Memory Map)




4. Display Processor

- Components:
 - Embedded PowerPC 440 running VxWorks
 - Display GUI
- Functions performed:
 - Display data from any processing point
 - Intensity image plot, 3D & 2D Waterfall plot A-trace & R-trace
 - Implemented using T-chart
- Enables:
 - Verification of processing functions
 - Provides human comprehensible information




4. Data Acquisition Processor (DAP)

- Components:
 - DAP Console: GUI for setup and recording
 - Curtiss-Wright Phoenix M6000 VXS Card
 - Fibre-optic Storage Area Network
- High Speed Data Capture
 - From any processing point on any card:
 - data filtering
 - interleaving multiple channels
 - Supports recording data rates up to 640 MB/s (SI Mega)
 - 3.6 TB of storage capacity equates to 1 hour recording of LYNX RSP data at full data rate




Part B: Firmware & Software Development Topics

1. FPGA Firmware Background
2. System Design Goals
3. Board Support Package
4. BSP Enabling Systems
- 5. Data Processing Firmware**



5. Data Processing Firmware

- Types of functions:
 - Generation of timing & signals
 - Data conditioning functions
 - Mathematical processing
- Required elements:
 - Memories
 - Adders, subtractions, multipliers & dividers
 - State-machines
- Design constraints:
 - FPGA configurable logic
 - FPGA DSP building blocks
 - Memory capacities





5. How to Create a Data Processing Function

- Control / Status Interface:
 - Compile list of configurable parameters
 - Determine the necessity for tables of data
 - Implement the required DMM interface
- Data Processing:
 - Partition available FPGA resources per function
 - Using actual numbers determine which algorithms will fit
 - Make use of over-clocking and SIMD to expand the available resources
 - Implement the chosen algorithm using suitable tools



Part B: Firmware & Software Development Topics


1. FPGA Firmware Background
2. System Design Goals
3. Board Support Package
4. BSP Enabling Systems
5. Data Processing Firmware
6. **Development Issues**



6. Development Issues

- Mapping firmware into clock regions
- Full FPGAs (> 75%) cause routing problems
- High speed designs > 400 MHz placement sensitive
- Automatic BRAM and DSP mapping: poor timing & no control
- IP cores require a lot of FPGA resources: sometimes have bugs
- Tools over-promise & under-deliver

PATTERN #7 PATTERN LEN = 1 BURST #1 64 DOPPLER BINS RANGE_SAMPLES = 2038




XMin **XMax** **Zoom** **Rotation** **Elevation** **Depth**

0 bins 2038 bins Show Detections Enable rotation and elevation controls Reset X Axis For New Bursts

Plot Selection <input type="radio"/> I <input type="radio"/> U <input checked="" type="radio"/> ENV	Display Type <input type="radio"/> 2D Waterfall <input checked="" type="radio"/> 3D Waterfall <input type="radio"/> 2D Image plot	Derivation Mode <input checked="" type="radio"/> None <input type="radio"/> MAX <input type="radio"/> MIN <input type="radio"/> Av1.	Vertical axis scale <input checked="" type="radio"/> Linear <input type="radio"/> Log	Vertical Axis Size <input type="radio"/> Auto <input checked="" type="radio"/> Manual	Y Axis Units <input type="radio"/> 10 bit <input checked="" type="radio"/> 24 bit <input type="radio"/> 32 bit	Range Units <input type="radio"/> m <input checked="" type="radio"/> bins	Burst Selector <input type="text"/> Apply	<input type="checkbox"/> Pause Display Sub: 0 bins
---------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------------------	--------------------------------------------------------------------------------------------------------------------------------	----------------------------------------------------------------------------------------	---------------------------------------------------------	-----------------------------------------------------------

3 FR/s **Dec. Fac. = 0**



Conclusion



- Adaptable & scalable system
- Easy use through BSP
- Generic data processing
- Covered development issues



Thank you
Questions?




Part B: Firmware & Software Development Topics

A. Development Tools







A. Mentor Graphics HDL Author & Modelsim




- Lynx LVDS Design



A. Mentor Graphics HDL Author & Modelsim

- Hierarchical Graphical Design for HDL
- Pros:
 - FPGA Vendor Independent
 - Graphical view intuitive & easy to manipulate
 - Hierarchical design: maintainable & reusable
 - Only leaf nodes of hierarchy coded in HDL
- Cons:
 - Not an integrated development environment
 - Expensive license
 - Poor integration with some design tools



A. Xilinx Integrated Synthesis Environment (ISE)

I_FPGA_TOP_LYNX1 Project Status (12/03/2009 - 12:11:40)

Project File: I_FPGA_TOP_LYNX1.ise	Implementation State: Programming File Generated
Module Name: I_FPGA_TOP_LYNX1	Errors: No Errors
Target Device: xc5vfx200t-2ff1738	Warnings: 25372 Warnings
Product Version: ISE 11.2	Routing Results: All Signals Completely Routed
Design Goal: Balanced	Timing Constraints: All Constraints Met
Design Strategy: Xilinx Default (unlocked)	Final Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0) Timing Report

Report Name	Generated	Errors	Warnings	Infos
Platgen Log File				
Libgen Log File				
Sinngen Log File				
BitInt Log File				



Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	65,249	122,880	53%	
Number used as Flip Flops	65,234			
Number used as Latch-thrus	15			
Number of Slice LUTs	68,066	122,880	55%	
Number used as logic	65,010	122,880	52%	
Number used as O6 output only	49,130			


```

Xilinx Platform Studio
Xilinx EDK 11.2 Build EDK I92.6
Copyright (c) 1995-2009 Xilinx, Inc. All rights reserved.

Launching XPS GUI...
  
```



- Lynx TGF ISE Project




A. Xilinx Integrated Synthesis Environment (ISE)

- Integrated Design Environment for Xilinx
- Pros:
 - Quick and easy access to all design flows
 - Integrates well with all Xilinx applications
 - Easy to use and configure
- Cons:
 - Specific to Xilinx
 - Poor file management
 - Expensive license

A. System Generator for DSP





- Lynx IF Sampler Example




A. System Generator for DSP

- High Level DSP Design Environment
- Pros:
 - Easy implementation of DSP algorithms
 - Visualisation tools for multi-rate systems
 - Big ready-to-use block set
 - Hardware in the loop simulation
 - Simulate using existing Matlab Simulink blocks
- Cons:
 - High level: difficult to trace problems
 - Poor state-machine design control
 - Matlab based, expensive





A. Xilinx Embedded Development Kit (EDK)



- Lynx DIP Embedded Processor





A. Xilinx Embedded Development Kit (EDK)

- Embedded Processor Implementation
- Pros:
 - XPS: build processor subsystem quickly
 - SDK: eclipse IDE with GNU debugger
 - IP block set for processor type functions
 - Support for Linux, VxWorks and Xilkernel
- Cons:
 - Integrating own IP not well managed
 - Black-box approach to IP
 - Specific to Xilinx